topicchi/SyncHome
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
master
SyncHome/trunk/workspace/01_opaljr/EXAMPLES/DECODE3.LOG

631 lines
25 KiB
Plaintext
Raw Permalink Normal View History

daily_automated
2023-03-13 08:36:51 +00:00
EQN2JED - Boolean Equations to JEDEC file assembler (Version V101)
Copyright (c) National Semiconductor Corporation 1990-1993
Log file for EXAMPLES/DECODE3.EQN
Device: 16L8
Pin Label Type
--- ----- ----
2 a15 pos,com input
3 a14 pos,com input
4 a13 pos,com input
12 /o0 neg,com output
13 /o1 neg,com output
14 /o2 neg,com output
15 /o3 neg,com output
16 /o4 neg,com output
17 /o5 neg,com output
18 /o6 neg,com output
19 /o7 neg,com output
EQN2JED - Boolean Equations to JEDEC file assembler (Version V101)
Copyright (c) National Semiconductor Corporation 1990-1993
Device Utilization:
No of dedicated inputs used : 3/10 (30.0%)
No of dedicated outputs used : 2/2 (100.0%)
No of feedbacks used as dedicated outputs : 6/6 (100.0%)
------------------------------------------
Pin Label Terms Usage
------------------------------------------
19 o7.oe 1/1 (100.0%)
19 o7 6/7 (85.7%)
18 o6.oe 1/1 (100.0%)
18 o6 6/7 (85.7%)
17 o5.oe 1/1 (100.0%)
17 o5 6/7 (85.7%)
16 o4.oe 1/1 (100.0%)
16 o4 6/7 (85.7%)
15 o3.oe 1/1 (100.0%)
15 o3 6/7 (85.7%)
14 o2.oe 1/1 (100.0%)
14 o2 6/7 (85.7%)
13 o1.oe 1/1 (100.0%)
13 o1 6/7 (85.7%)
12 o0.oe 1/1 (100.0%)
12 o0 6/7 (85.7%)
------------------------------------------
Total Terms 64/64 (100.0%)
------------------------------------------
EQN2JED - Boolean Equations to JEDEC file assembler (Version V101)
Copyright (c) National Semiconductor Corporation 1990-1993
Chip diagram (DIP)
._____ _____.
| \__/ |
| 1 20 | VCC
a15 | 2 19 | /o7
a14 | 3 18 | /o6
a13 | 4 17 | /o5
| 5 16 | /o4
| 6 15 | /o3
| 7 14 | /o2
| 8 13 | /o1
| 9 12 | /o0
GND | 10 11 |
|______________|
EQN2JED - Boolean Equations to JEDEC file assembler (Version V101)
Copyright (c) National Semiconductor Corporation 1990-1993
Log file for DECODE3.EQN
Device: 16L8
Pin Label Type
--- ----- ----
2 a15 pos,com input
3 a14 pos,com input
4 a13 pos,com input
12 /o0 neg,com output
13 /o1 neg,com output
14 /o2 neg,com output
15 /o3 neg,com output
16 /o4 neg,com output
17 /o5 neg,com output
18 /o6 neg,com output
19 /o7 neg,com output
EQN2JED - Boolean Equations to JEDEC file assembler (Version V101)
Copyright (c) National Semiconductor Corporation 1990-1993
Device Utilization:
No of dedicated inputs used : 3/10 (30.0%)
No of dedicated outputs used : 2/2 (100.0%)
No of feedbacks used as dedicated outputs : 6/6 (100.0%)
------------------------------------------
Pin Label Terms Usage
------------------------------------------
19 o7.oe 1/1 (100.0%)
19 o7 6/7 (85.7%)
18 o6.oe 1/1 (100.0%)
18 o6 6/7 (85.7%)
17 o5.oe 1/1 (100.0%)
17 o5 6/7 (85.7%)
16 o4.oe 1/1 (100.0%)
16 o4 6/7 (85.7%)
15 o3.oe 1/1 (100.0%)
15 o3 6/7 (85.7%)
14 o2.oe 1/1 (100.0%)
14 o2 6/7 (85.7%)
13 o1.oe 1/1 (100.0%)
13 o1 6/7 (85.7%)
12 o0.oe 1/1 (100.0%)
12 o0 6/7 (85.7%)
------------------------------------------
Total Terms 64/64 (100.0%)
------------------------------------------
EQN2JED - Boolean Equations to JEDEC file assembler (Version V101)
Copyright (c) National Semiconductor Corporation 1990-1993
Chip diagram (DIP)
._____ _____.
| \__/ |
| 1 20 | VCC
a15 | 2 19 | /o7
a14 | 3 18 | /o6
a13 | 4 17 | /o5
| 5 16 | /o4
| 6 15 | /o3
| 7 14 | /o2
| 8 13 | /o1
| 9 12 | /o0
GND | 10 11 |
|______________|
EQN2JED - Boolean Equations to JEDEC file assembler (Version V101)
Copyright (c) National Semiconductor Corporation 1990-1993
Log file for DECODE3.EQN
Device: 16L8
Pin Label Type
--- ----- ----
2 a15 pos,com input
3 a14 pos,com input
4 a13 pos,com input
12 /O0 neg,com output
13 /O1 neg,com output
14 /O2 neg,com output
15 /O3 neg,com output
16 /O4 neg,com output
17 /O5 neg,com output
18 /O6 neg,com output
19 /O7 neg,com output
EQN2JED - Boolean Equations to JEDEC file assembler (Version V101)
Copyright (c) National Semiconductor Corporation 1990-1993
Device Utilization:
No of dedicated inputs used : 3/10 (30.0%)
No of dedicated outputs used : 2/2 (100.0%)
No of feedbacks used as dedicated outputs : 6/6 (100.0%)
------------------------------------------
Pin Label Terms Usage
------------------------------------------
19 O7.oe 1/1 (100.0%)
19 O7 6/7 (85.7%)
18 O6.oe 1/1 (100.0%)
18 O6 6/7 (85.7%)
17 O5.oe 1/1 (100.0%)
17 O5 6/7 (85.7%)
16 O4.oe 1/1 (100.0%)
16 O4 6/7 (85.7%)
15 O3.oe 1/1 (100.0%)
15 O3 6/7 (85.7%)
14 O2.oe 1/1 (100.0%)
14 O2 6/7 (85.7%)
13 O1.oe 1/1 (100.0%)
13 O1 6/7 (85.7%)
12 O0.oe 1/1 (100.0%)
12 O0 6/7 (85.7%)
------------------------------------------
Total Terms 64/64 (100.0%)
------------------------------------------
EQN2JED - Boolean Equations to JEDEC file assembler (Version V101)
Copyright (c) National Semiconductor Corporation 1990-1993
Chip diagram (DIP)
._____ _____.
| \__/ |
| 1 20 | VCC
a15 | 2 19 | /O7
a14 | 3 18 | /O6
a13 | 4 17 | /O5
| 5 16 | /O4
| 6 15 | /O3
| 7 14 | /O2
| 8 13 | /O1
| 9 12 | /O0
GND | 10 11 |
|______________|
EQN2JED - Boolean Equations to JEDEC file assembler (Version V101)
Copyright (c) National Semiconductor Corporation 1990-1993
Log file for DECODE3.EQN
Device: 16L8
Pin Label Type
--- ----- ----
2 a15 pos,com input
3 a14 pos,com input
4 a13 pos,com input
12 /O0 neg,com output
13 /O1 neg,com output
14 /O2 neg,com output
15 /O3 neg,com output
16 /O4 neg,com output
17 /O5 neg,com output
18 /O6 neg,com output
19 /O7 neg,com output
EQN2JED - Boolean Equations to JEDEC file assembler (Version V101)
Copyright (c) National Semiconductor Corporation 1990-1993
Device Utilization:
No of dedicated inputs used : 3/10 (30.0%)
No of dedicated outputs used : 2/2 (100.0%)
No of feedbacks used as dedicated outputs : 6/6 (100.0%)
------------------------------------------
Pin Label Terms Usage
------------------------------------------
19 O7.oe 1/1 (100.0%)
19 O7 6/7 (85.7%)
18 O6.oe 1/1 (100.0%)
18 O6 6/7 (85.7%)
17 O5.oe 1/1 (100.0%)
17 O5 6/7 (85.7%)
16 O4.oe 1/1 (100.0%)
16 O4 6/7 (85.7%)
15 O3.oe 1/1 (100.0%)
15 O3 6/7 (85.7%)
14 O2.oe 1/1 (100.0%)
14 O2 6/7 (85.7%)
13 O1.oe 1/1 (100.0%)
13 O1 6/7 (85.7%)
12 O0.oe 1/1 (100.0%)
12 O0 6/7 (85.7%)
------------------------------------------
Total Terms 64/64 (100.0%)
------------------------------------------
EQN2JED - Boolean Equations to JEDEC file assembler (Version V101)
Copyright (c) National Semiconductor Corporation 1990-1993
Chip diagram (DIP)
._____ _____.
| \__/ |
| 1 20 | VCC
a15 | 2 19 | /O7
a14 | 3 18 | /O6
a13 | 4 17 | /O5
| 5 16 | /O4
| 6 15 | /O3
| 7 14 | /O2
| 8 13 | /O1
| 9 12 | /O0
GND | 10 11 |
|______________|
EQN2JED - Boolean Equations to JEDEC file assembler (Version V101)
Copyright (c) National Semiconductor Corporation 1990-1993
Log file for DECODE3.EQN
Device: 16L8
Pin Label Type
--- ----- ----
2 a15 pos,com input
3 a14 pos,com input
4 a13 pos,com input
12 /O0 neg,com output
13 /O1 neg,com output
14 /O2 neg,com output
15 /O3 neg,com output
16 /O4 neg,com output
17 /O5 neg,com output
18 /O6 neg,com output
19 /O7 neg,com output
EQN2JED - Boolean Equations to JEDEC file assembler (Version V101)
Copyright (c) National Semiconductor Corporation 1990-1993
Device Utilization:
No of dedicated inputs used : 3/10 (30.0%)
No of dedicated outputs used : 2/2 (100.0%)
No of feedbacks used as dedicated outputs : 6/6 (100.0%)
------------------------------------------
Pin Label Terms Usage
------------------------------------------
19 O7.oe 1/1 (100.0%)
19 O7 6/7 (85.7%)
18 O6.oe 1/1 (100.0%)
18 O6 6/7 (85.7%)
17 O5.oe 1/1 (100.0%)
17 O5 6/7 (85.7%)
16 O4.oe 1/1 (100.0%)
16 O4 6/7 (85.7%)
15 O3.oe 1/1 (100.0%)
15 O3 6/7 (85.7%)
14 O2.oe 1/1 (100.0%)
14 O2 6/7 (85.7%)
13 O1.oe 1/1 (100.0%)
13 O1 6/7 (85.7%)
12 O0.oe 1/1 (100.0%)
12 O0 6/7 (85.7%)
------------------------------------------
Total Terms 64/64 (100.0%)
------------------------------------------
EQN2JED - Boolean Equations to JEDEC file assembler (Version V101)
Copyright (c) National Semiconductor Corporation 1990-1993
Chip diagram (DIP)
._____ _____.
| \__/ |
| 1 20 | VCC
a15 | 2 19 | /O7
a14 | 3 18 | /O6
a13 | 4 17 | /O5
| 5 16 | /O4
| 6 15 | /O3
| 7 14 | /O2
| 8 13 | /O1
| 9 12 | /O0
GND | 10 11 |
|______________|
EQN2JED - Boolean Equations to JEDEC file assembler (Version V101)
Copyright (c) National Semiconductor Corporation 1990-1993
Log file for DECODE3.EQN
Device: 16L8
Pin Label Type
--- ----- ----
2 a15 pos,com input
3 a14 pos,com input
4 a13 pos,com input
12 /O0 neg,com output
13 /O1 neg,com output
14 /O2 neg,com output
15 /O3 neg,com output
16 /O4 neg,com output
17 /O5 neg,com output
18 /O6 neg,com output
19 /O7 neg,com output
EQN2JED - Boolean Equations to JEDEC file assembler (Version V101)
Copyright (c) National Semiconductor Corporation 1990-1993
Device Utilization:
No of dedicated inputs used : 3/10 (30.0%)
No of dedicated outputs used : 2/2 (100.0%)
No of feedbacks used as dedicated outputs : 6/6 (100.0%)
------------------------------------------
Pin Label Terms Usage
------------------------------------------
19 O7.oe 1/1 (100.0%)
19 O7 6/7 (85.7%)
18 O6.oe 1/1 (100.0%)
18 O6 6/7 (85.7%)
17 O5.oe 1/1 (100.0%)
17 O5 6/7 (85.7%)
16 O4.oe 1/1 (100.0%)
16 O4 6/7 (85.7%)
15 O3.oe 1/1 (100.0%)
15 O3 6/7 (85.7%)
14 O2.oe 1/1 (100.0%)
14 O2 6/7 (85.7%)
13 O1.oe 1/1 (100.0%)
13 O1 6/7 (85.7%)
12 O0.oe 1/1 (100.0%)
12 O0 6/7 (85.7%)
------------------------------------------
Total Terms 64/64 (100.0%)
------------------------------------------
EQN2JED - Boolean Equations to JEDEC file assembler (Version V101)
Copyright (c) National Semiconductor Corporation 1990-1993
Chip diagram (DIP)
._____ _____.
| \__/ |
| 1 20 | VCC
a15 | 2 19 | /O7
a14 | 3 18 | /O6
a13 | 4 17 | /O5
| 5 16 | /O4
| 6 15 | /O3
| 7 14 | /O2
| 8 13 | /O1
| 9 12 | /O0
GND | 10 11 |
|______________|
EQN2JED - Boolean Equations to JEDEC file assembler (Version V101)
Copyright (c) National Semiconductor Corporation 1990-1993
Log file for DECODE3.EQN
Device: 16L8
Pin Label Type
--- ----- ----
2 a15 pos,com input
3 a14 pos,com input
4 a13 pos,com input
12 /O0 neg,com output
13 /O1 neg,com output
14 /O2 neg,com output
15 /O3 neg,com output
16 /O4 neg,com output
17 /O5 neg,com output
18 /O6 neg,com output
19 /O7 neg,com output
EQN2JED - Boolean Equations to JEDEC file assembler (Version V101)
Copyright (c) National Semiconductor Corporation 1990-1993
Device Utilization:
No of dedicated inputs used : 3/10 (30.0%)
No of dedicated outputs used : 2/2 (100.0%)
No of feedbacks used as dedicated outputs : 6/6 (100.0%)
------------------------------------------
Pin Label Terms Usage
------------------------------------------
19 O7.oe 1/1 (100.0%)
19 O7 6/7 (85.7%)
18 O6.oe 1/1 (100.0%)
18 O6 6/7 (85.7%)
17 O5.oe 1/1 (100.0%)
17 O5 6/7 (85.7%)
16 O4.oe 1/1 (100.0%)
16 O4 6/7 (85.7%)
15 O3.oe 1/1 (100.0%)
15 O3 6/7 (85.7%)
14 O2.oe 1/1 (100.0%)
14 O2 6/7 (85.7%)
13 O1.oe 1/1 (100.0%)
13 O1 6/7 (85.7%)
12 O0.oe 1/1 (100.0%)
12 O0 6/7 (85.7%)
------------------------------------------
Total Terms 64/64 (100.0%)
------------------------------------------
EQN2JED - Boolean Equations to JEDEC file assembler (Version V101)
Copyright (c) National Semiconductor Corporation 1990-1993
Chip diagram (DIP)
._____ _____.
| \__/ |
| 1 20 | VCC
a15 | 2 19 | /O7
a14 | 3 18 | /O6
a13 | 4 17 | /O5
| 5 16 | /O4
| 6 15 | /O3
| 7 14 | /O2
| 8 13 | /O1
| 9 12 | /O0
GND | 10 11 |
|______________|
EQN2JED - Boolean Equations to JEDEC file assembler (Version V101)
Copyright (c) National Semiconductor Corporation 1990-1993
Log file for DECODE3.EQN
Device: 16L8
Pin Label Type
--- ----- ----
2 a15 pos,com input
3 a14 pos,com input
4 a13 pos,com input
12 /O0 neg,com output
13 /O1 neg,com output
14 /O2 neg,com output
15 /O3 neg,com output
16 /O4 neg,com output
17 /O5 neg,com output
18 /O6 neg,com output
19 /O7 neg,com output
EQN2JED - Boolean Equations to JEDEC file assembler (Version V101)
Copyright (c) National Semiconductor Corporation 1990-1993
Device Utilization:
No of dedicated inputs used : 3/10 (30.0%)
No of dedicated outputs used : 2/2 (100.0%)
No of feedbacks used as dedicated outputs : 6/6 (100.0%)
------------------------------------------
Pin Label Terms Usage
------------------------------------------
19 O7.oe 1/1 (100.0%)
19 O7 6/7 (85.7%)
18 O6.oe 1/1 (100.0%)
18 O6 6/7 (85.7%)
17 O5.oe 1/1 (100.0%)
17 O5 6/7 (85.7%)
16 O4.oe 1/1 (100.0%)
16 O4 6/7 (85.7%)
15 O3.oe 1/1 (100.0%)
15 O3 6/7 (85.7%)
14 O2.oe 1/1 (100.0%)
14 O2 6/7 (85.7%)
13 O1.oe 1/1 (100.0%)
13 O1 6/7 (85.7%)
12 O0.oe 1/1 (100.0%)
12 O0 6/7 (85.7%)
------------------------------------------
Total Terms 64/64 (100.0%)
------------------------------------------
EQN2JED - Boolean Equations to JEDEC file assembler (Version V101)
Copyright (c) National Semiconductor Corporation 1990-1993
Chip diagram (DIP)
._____ _____.
| \__/ |
| 1 20 | VCC
a15 | 2 19 | /O7
a14 | 3 18 | /O6
a13 | 4 17 | /O5
| 5 16 | /O4
| 6 15 | /O3
| 7 14 | /O2
| 8 13 | /O1
| 9 12 | /O0
GND | 10 11 |
|______________|
EQN2JED - Boolean Equations to JEDEC file assembler (Version V101)
Copyright (c) National Semiconductor Corporation 1990-1993
Log file for DECODE3.EQN
Device: 16L8
Pin Label Type
--- ----- ----
2 a15 pos,com input
3 a14 pos,com input
4 a13 pos,com input
12 /O0 neg,com output
13 /O1 neg,com output
14 /O2 neg,com output
15 /O3 neg,com output
16 /O4 neg,com output
17 /O5 neg,com output
18 /O6 neg,com output
19 /O7 neg,com output
EQN2JED - Boolean Equations to JEDEC file assembler (Version V101)
Copyright (c) National Semiconductor Corporation 1990-1993
Device Utilization:
No of dedicated inputs used : 3/10 (30.0%)
No of dedicated outputs used : 2/2 (100.0%)
No of feedbacks used as dedicated outputs : 6/6 (100.0%)
------------------------------------------
Pin Label Terms Usage
------------------------------------------
19 O7.oe 1/1 (100.0%)
19 O7 6/7 (85.7%)
18 O6.oe 1/1 (100.0%)
18 O6 6/7 (85.7%)
17 O5.oe 1/1 (100.0%)
17 O5 6/7 (85.7%)
16 O4.oe 1/1 (100.0%)
16 O4 6/7 (85.7%)
15 O3.oe 1/1 (100.0%)
15 O3 6/7 (85.7%)
14 O2.oe 1/1 (100.0%)
14 O2 6/7 (85.7%)
13 O1.oe 1/1 (100.0%)
13 O1 6/7 (85.7%)
12 O0.oe 1/1 (100.0%)
12 O0 6/7 (85.7%)
------------------------------------------
Total Terms 64/64 (100.0%)
------------------------------------------
EQN2JED - Boolean Equations to JEDEC file assembler (Version V101)
Copyright (c) National Semiconductor Corporation 1990-1993
Chip diagram (DIP)
._____ _____.
| \__/ |
| 1 20 | VCC
a15 | 2 19 | /O7
a14 | 3 18 | /O6
a13 | 4 17 | /O5
| 5 16 | /O4
| 6 15 | /O3
| 7 14 | /O2
| 8 13 | /O1
| 9 12 | /O0
GND | 10 11 |
|______________|
Reference in New Issue Copy Permalink